About SPICE |
SPICE Basics |
Running SPICE |
CIRCUIT COLLECTION
SPICE Commands |
SPICE Downloads |
About |
Contact |
Home
Download SPICE Netlist or LTSPICE Schematic
Right Click on filename, select "Save link as..."
Similar to Force Voltage mode, let's create a Source Measure Unit (SMU)
to Force Current mode using basic system blocks. Why?
Learning these simple blocks helps you develop basic understanding and intuition.
Later you can build more complex SMUs on this foundational understanding.
With a hands-on SPICE model, you can source current and measure voltage
(FIMV) to verify a resistance spec.
Back to SMU Series
This mode Forces a Current across the Device-Under-Test (DUT) and Measures the Voltage. Why is this useful?
Consider a low-value Resistor Test Specification: R = 50.0 ± 5% at 1mA. Notice how the test spec calls out a condition, in this case 1mA. So the SMU's test mission is to
How can you implement the Force Current mode? SMUs typically implement the classic current feedback loop.
The Controller is implemented with an integrator - a simple, yet powerful function. What's its role? The Integrator keeps a continuous running total of the error over time. Note, in the integration equation below, the ∫ represents the letter S for a Summation.
To see how it works intuitively, let's choose set = 1mA.
You can choose Kint (the portion of error to be summed) to control the
speed of the control loop.
Let's take this SMU out for a test drive. Just two actions are needed:
CIRCUIT INSIGHT Run a TRAN simulation of SMU-FVFI-basic-0.cir (or *.asc). Add traces v(set) and v(mi). Does MI rise to the set point of 1.0mA? Add v(error) and observe - does v(error) get smaller as v(mi) approaches v(set).
RESISTANCE MEASURE Let's perform a resistance test. First, measure the DUT current by opening another plot window and adding trace v(mv). Finally, to calculate resistance, add another plot window and trace v(mv)/v(mi). Does your test verify Rdut = 50 ohms?
SPEED CONTROL Now try your hand at speed control! Adjust Kint up or down by 2x and rerun the simulation. Does v(mi) rise faster or slower?
Download SPICE Netlist or LTSPICE
Schematic
Right Click on filename, select "Save link as..."
* SMU-FVFI-basic-1.asc
*
* Set Params
* FV
*.param set=10.0 Rs=100 Rdut=20k Kint=100
* FI
.param set=0.001 Rs=100 Rdut=50 Kint=20000
*
* Set Point
VSET set 0 PWL(0us 0 1us {set})
*
* Error
* FV Mode: set E_ERR (-) input to MV
* FI Mode: set E_ERR (-) input to MI
E_ERR error 0 set MI 1.0
*
* Controller (Integrator)
G_INT 0 Vctl error 0 {Kint}
Cint Vctl 0 1
Rint Vctl 0 1e6
*
* Output Amp
E_AMP Va 0 Vctl 0 1.0
*
* Current Sense
Rs Va Vo {Rs}
*
* Device Under Test
Rdut Vo 0 {Rdut}
*
* Measure Current
E_MI MI 0 Va Vo {1/Rs}
*
* Measure Voltage
E_MV MV 0 Vo 0 1.0
*
* SIMULATION
.tran 100ms
.probe
.end
Back to SMU Series